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Abstract 
The so-called integrated solar cell (i-Cell) consists of several small area sub-cells manufactured by bonding monocrystalline Si 
(mono-Si) thin foils (20-60μm) onto cost effective insulating substrates on which local conductive wells have been previously 
integrated. In this paper, we report on the realization of deep recrystallized conductive wells acting as the rear side electrical 
contact of each sub-cell. These conductive wells have been produced by screen-printing of a thick aluminum (Al) layer followed 
by a fast-firing process for the formation of the back electrode of each sub-cell. The i-Cell delivers a high voltage and a low 
current, which reduces the resistive losses in the interconnections of i-cells and modules. The influence of firing temperature 
profile on the depths and electrical properties of conductive wells are investigated. The feasibility of i-Cell realized on these deep 
recrystallized conductive wells has been demonstrated. The preliminary results, obtained from 156x156 mm² i-Cell on which four 
sub-cells are connected in series,  show an efficiency  over 16%, with a short circuit current of 2.1 A and an open circuit voltage 
of 2.5 V. 
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1. Introduction  
In order to reduce the cost of Si wafers production, and to keep the same level of efficiency as monocrystalline 
(mono-Si) solar cells, we have developed the mono-equivalent (Mono-EQ®) wafers technology, which combines 
both the advantages of a cost effective Si substrate obtained by sintering of upgraded metallurgical-grade (uMG) Si 
powders [1] and the high efficiency of epitaxial mono-Si thin foils on these substrates [2, 3]. This kerfless wafer 
technology avoids the production of polycrystalline Si (poly-Si), the growth of ingot and the classic wafering by 
sawing, therefore reducing energy consumption. It also avoids CO2 emission and the wasting of solar grade Si 
material during sawing of ingots. A thickness of 20-40μm of mono-Si is enough to achieve high efficiency if the cell 
structure, its passivation and its optical confinement, are optimized [4, 5]. Based on these Mono-EQ® wafers, solar 
cells have recently reached a conversion efficiency of 16% by using standard solar cell processes [3]. Moreover, as 
shown in Fig. 1, we have proposed a new concept of solar cell: the integrated solar cell (i-Cell). The i-Cell consists 
of several small area sub-cells connected in series by screen-printed finger shape contacts as shown in the 
photographs presented in Fig. 2. Local conductive wells have been realized by screen printing an industrial 
aluminum paste, and followed by a fast-firing process. These deep recrystallized local conductive wells act as the 
rear side electrical contact of each sub-cell. This i-Cell technology allows the production of cells with high voltage 
levels and low current, which reduce resistive losses. Like a tandem solar cell, the current of an i-Cell corresponds to 
the minimum of the currents of all sub-cells while the total voltage of an i-Cell is the sum of the voltages of each 
sub-cell. 
In the present work, the realization of conductive wells on insulating hot press sintered Si substrate is studied. 
The influence of the firing peak temperature on the electrical and microstructural properties of wells has been 
investigated. The feasibility of the realization of an i-Cell, on which local conductive wells act as a back electrode of 
each sub-cell, has been demonstrated.    
  
i-Cell structure  
One i-Cell structure is shown in Fig. 1. Several, for example four sub-cells, are connected in series on the 
integrated sintered substrates on which conductive wells have been formed within the insulating sintered substrate. 
The conductive wells act as the rear side electrical contact of each sub-cell and are spaced relative to each other by a 
distance of 1 mm. The intermediate layer acts as optical mirror, impurity diffusion barrier, passivation and electrical 
contact. Ag paste 1 is for front side metallization and firing is needed for this step. Ag paste 2 is for the 
interconnection of front and rear sides between sub-cells as shown in Fig. 2.  For this step, no firing but a simple low 
temperature annealing is required. 
 
 
Fig. 1. i-Cell structure 
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Fig. 2. Photograph of an i-Cell (a) after screen printing of Ag paste 1; (b) After screen printing of Ag paste 2 (interconnection between sub-cells).
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2. Experimental  
Pseudo square undoped semi-porous substrates (15-20% of porosity) with a size of 156 x 156 mm² and a 
thickness of 300 μm, have been produced by hot press sintering of uMG Si powders in solid phase. The uMG Si 
powder has been used because it is much cheaper than solar grade Si materials. These substrates must have a 
resistivity larger than 104 ȍ.cm in order to sufficiently insulate each sub-cell from each other. As shown in Fig. 1, i-
Cells are realized on the insulating sintered substrates, on which 20-25 μm thick screen-printed Al layer was locally 
deposited. The dried wafers are then fired in a fast firing belt furnace, the so-called integrated substrate is thus 
obtained. Al-Si inter-diffusion leads to the crystallization of the porous sintered substrate and forms the conductive 
wells in sintered substrate. The residual Al paste was then removed in an ultrasonic bath with deionized water. In 
order to analyze the influence of temperature on electrical and microstructural properties of the conductive wells, 
three different peak firing temperatures, 720°C, 780°C and 820°C were used. The firing temperature profiles are 
shown in Fig.3. The crystallization depth of conductive wells was estimated by scanning electron microscopy 
(SEM). The resistivity of conductive wells was determined by four point probes measurements. 
 
 
 
 
 
 
 
 
 
 
Fig. 3. Firing temperature profiles 
(a) (b) 
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Fig. 4. Photograph of a 156 mm x 156 mm pseudo-square integrated substrate:  Four Conductive wells (clear zones) 
separated from each other by the insulated zones (dark longitudinal lines)   
Fig. 5. Cross-sectional SEM micrograph of samples fired at:  (A): 720°C; (B) 780°C and (C): 820°C. 
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3. Results and discussion  
3.1. Influence of firing temperature on  the well depths 
Conductive wells have been locally obtained by firing the screen-printed Al pattern within the porous sintered Si 
substrate. A photograph of a 156 x 156 mm² pseudo square integrated substrate after the removal of residual Al 
paste is shown in Fig. 4. We can see that four conductive wells (clear zones) are separated from each other by 
insulated zones (dark longitudinal lines) with a width of 1 mm.  
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In Fig. 5, cross-sectional SEM micrographs of integrated substrates show the evolution of the recrystallized depth 
of the wells as a function of the firing temperature. We can see that the depth of conductive wells is strongly 
influenced by the firing peak temperature. The alloy between Al and Si is actually achieved at high temperature and 
short times [6]. During the firing process, an inter-diffusion of Si atoms in the Al matrix occurs, leading to the 
recrystallization of the porous sintered Si substrate and to the formation of a conductive wells which depth depends 
on the firing peak temperature. It is well known that the diffusivity of Si in Al is higher than that of Al in Si [7]. 
However, on a porous sintered substrate, the vertical spread and diffusion of Al into the sintered Si substrate is 
strongly enhanced by its interconnected open pores. Recrystallized conductive wells of 6 μm, 11 μm and over 25 
μm thickness were obtained respectively with the peak temperatures of 720°C, 780°C and 820°C at the same firing 
duration. Indeed, when the firing temperature exceeds the melting temperature of aluminum (660°C), the molten Al 
rapidly spreads through the interconnected open pores of the sintered substrate and leads to the recrystallization and 
the formation of a deep Al-Si alloy. The depth of the penetration of Al in the sintered Si depends on the firing 
temperature [8, 9]. 
3.2. Influence of firing temperature profile on electrical characteristics of wells  
Resistivity of the recrystallized conductive wells has been characterized by using the four-point probe 
measurement technique and by taking into account their thicknesses, preliminary obtained by SEM measurements.   
     Table 1. Electrical characteristics of conductive well as function of peak firing temperature  
Firing peak 
temperature (°C) Wells Resistivity  (cm) Resistance between conductive wells () 
 
720 
 
   3.7 (+/- 0.9) x 10-5   
 
15 (+/- 0.6) x 105   
780    11 (+/- 1.7) x 10-5   2.2 (+/- 0.8) x 105   
820 32 (+/- 1) x 10-5   2 (+/- 2.3) x 105   
 
As shown in Table 1, very conductive wells have been obtained with a good insulation between wells. However, 
the conductivity of the recrystallized wells slightly decreases when increasing the firing temperature. The slight 
decrease of the well’s conductivities is mainly due to the surface oxidation during the firing process. This surface 
oxidation phenomenon is all the more important as the firing peak temperature is high. A small decrease of 
resistance between deep recrystallized wells was observed toward higher firing peak temperature. The decrease of 
resistance between conductive wells is attributed to the lateral diffusion of Al through the interconnected pores of 
the sintered Si substrate. 
3.3. Realization of an  i-Cell on the  integrated substrates 
In a first approach, the i-Cell prototype is realized by bonding a mono-Si thin foil (70-80μm) on the integrated 
sintered substrates in order to demonstrate the feasibility of this innovative technology. Except for the 
interconnection between the small area sub-cells by screen-printing of Ag paste 2, all the cell processes have been 
performed before their bonding on the integrated substrate. The cells reported in this work have been performed by 
using the standard Al BSF technology. Four sub-cells of 37.5 x 156 mm2, with an average conversion efficiencies of 
18%, have been bonded on an integrated sintered substrate of a size of 156 x 156 mm2. The I-V characteristics of the 
obtained i-Cell are given in table 2.  A high open circuit voltage (2.5 V) and a low short circuit current (2.1 A) with 
a conversion efficiency of 16% have been obtained. The drop of the i-Cell’s efficiency (16%), compared to the 
individual sub-cells efficiencies (18%), is mainly caused by the series resistances, which are induced by the bad 
quality of interconnections contacts between sub-cells (Ag paste 2). Thus, the optimization and a good control of the 
screen printing and the thermal annealing processes of Ag paste 2 are required to prevent series resistances. 
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         Table 2. Characteristics of an i-Cell performed on integrated Si substrates 
ISC [A] Voc [V] Pmax [W] I@Pmax [A] U@Pmax [V] FF (%) Ș (%) 
2.12 2.53 3.92 1.95 2.01 72.9 16.1 
 
4. Conclusions 
The dependence of depth and electrical properties of recrystallized conductive wells on the peak firing 
temperature has been reported.  High conductive and deep recrystallized wells have been realized by using a short 
firing process; those wells are enhanced by the high melt Al diffusion through the interconnected open pores within 
the sintered Si substrate. 
The integrated substrates have been demonstrated to be suitable to be used for both the mechanical support and 
the back electrode of sub-cells. High efficiencies of i-Cells are expected by optimizing the i-cell processes and 
structure.  
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